“A REVIEW ON DIGITAL IMAGE WATERMARKING AND ITS TECHNIQUES”, International Journal for scientific research & development IJSRD, vol 4, issue10, Dec 2016 ISSN 2454-99.
S.Agrawal, D.Singh“Effective Low power Testing Strategy with respect to Built in Self Test: A survey”, Asian Journal of Convergence in Technology, Vol: 3, no.S.Agrawal, S.Rathore,”Design of LFSR using Pass transistor for Low Power BIST applications”, International Journal of Emerging Technologies and Innovative Research, Vol 6, no.S.Agrawal, S.Bhardwaj, R.Nema,” Implementation of Low Area and Fast speed Multiplier for alu using Vedic Mathematics,” International Journal of Emerging Technologies and Innovative Research, Vol 6,no.Swati Agrawal, Dr.ShantiRathore “Area and Power Calculation of TSS LFSR And its effect on Benchmark Circuits ,” i-manager’s Journal on Circuits and Systems,(JCIR), Aug 2019, vol7, issue 3, page 6 to 10.